Abstract

This paper describes a 1.8V self-biased complementary folded cascode (SB-CFC) amplifier. We propose a new self biasing scheme for the folded cascode amplifier, which eliminates 6 external bias voltages and related biasing circuits. The required minimum power supply voltage is reduced to 1.8V. And also the output voltage swings are increased. With our new self-biasing scheme the area and power overhead, susceptibility of the bias lines to noise and cross-talk, and design time are reduced.

• INTRODUCTION

The folded cascode (FC) amplifier is a good choice as a wide-band, fast settling operational amplifier in today’s deep sub-micron CMOS technology. But the FC amplifier uses a large number of external bias voltages, and this results in numerous drawbacks, namely, an area and power overhead, susceptibility of the bias lines to noise and cross-talk, and high sensitivity of the bias point to process variations. In an FC amplifier each active devices should be properly biased to get high performance. For instance, most of the transistors should be biased in the saturation region of operation. But in this case determining the proper bias voltages becomes very time-consuming task.

There have been some efforts to overcome this biasing problem. In [1] self-biased CMOS OP-AMP’s are proposed. But some of the transistors in these self-biased OP-AMP’s are biased in their linear region of operation, which causes drastic reduction of some important a.c. performances, such as gain, CMRR and PSRR. And R. E. Vallee et al. introduced the complementary folded cascode (CFC) amplifier [2] shown in Fig. 1. This CFC amplifier was modified to SB-CFC amplifier in [3]. Though this SB-CFC amplifier doesn’t need any external bias voltages, it has some drawbacks. The a.c. performance is degraded and the power supply voltage must be high as much as 6 or 7V.

• CIRCUIT DESCRIPTION

Fig. 2(a) shows the cascode current mirror. The voltage drop across M1 and M3 can be described as

\[ V_{gs1} + V_{gs3} = 2(V_T + \Delta V), \]  

where \( \Delta V \) is \( \sqrt{2I_D/\beta} \)

Fig. 1. The CFC amplifier schematic [3].

Its value reaches to 1.8 ~2.4V if we ignore the body effects and assume the typical values of \( V_T \) and \( \beta \) as 0.8~0.9V and 0.1~0.3V respectively. Though \( I_{ds} \) and \( I_{dss} \) in Fig. 1 are different, M8,M9,M10 and M11 can be considered as a cascode current mirror for the convenience of understanding the operational characteristics of the output stage. The existing CFC amplifier contains two cascode current mirrors which are stacked serially. So the minimum required \( V_{DD} \) is 4.8V. The minimum output voltage of cascode current mirror, \( V_T + 2\sqrt{V} \) is typically 1.5V. So the output voltage swings are limited to 1.5V from each power rail.
Fig. 2(b) shows the wide-swing cascode current mirror. The voltage drop across M1 and M3 can be described as

\[ V_{gs1} + V_{gs3} = V_T + \Delta V \]  \hspace{1cm} (2)

Its value is the half of (1) and it reaches to 0.9 - 1.2V. We propose a new SB-CFC which exploits the characteristics of the wide-swing cascode current mirror as shown in Fig.3.

Fig. 2. (a) Cascode current mirror and (b) wide-swing cascode current mirror.

Instead of cascode current mirror by making use of the wide-swing cascode current mirror, the required \( V_{DD} \) for the CFC amplifier is reduced by half. Also the minimum required output voltage of wide-swing cascode current mirror is reduced to \( 2\Delta V \) while the output resistance is the same, that is, \( g_{mT}R_o^2 \). The output voltage swings of our new CFC amplifier increase by one \( V_T \) toward each power rail compared with existing CFC amplifier.

In Fig.3 M4-M7 and M8-M11 construct p- and n-type wide-swing cascode current mirrors. At the same time they are complementarily self-biased in negative feedback-loop mode. If the drain node voltage of M6 is increased, \( V_{gs6} \) is decreased and the drain node voltage of M6 is decreased again because \( V_{ds6} \) is increased. Naturally all the transistors stay in their saturation region of operation. The self-biased OP-AMP requires only the two supply rails, \( V_{DD} \) and GND. Thus, the area and power overhead for biasing is eliminated. Further, the operating point is less sensitive to process variations since in this approach the bias point is determined by size ratios only.

The low frequency gain is given by

\[ A_V = g_{mT}R_o \]  \hspace{1cm} (3)

where \( g_{mT} \) is the total transconductance of input stage, which is given by

\[ g_{mT} = g_{mn} + g_{mp} = g_{m2} + g_{m2a} \] \hspace{1cm} (4)

The \( R_o \) is the small signal resistance looking into the drain of M7 or M9 and is given by the parallel combination of \( g_{m7}r_{o7} \) and \( g_{m9}r_{o9} \). Then eq. (3) becomes

\[ A_V = (g_{m2} + g_{m2a})(g_{m7}\parallel g_{m9}\parallel g_{m7}\parallel g_{m9}) \] \hspace{1cm} (5)

**Design and simulation results**: We designed our proposed low supply voltage SB-CFC amplifier based on 0.6μm-well CMOS process. Table 1 shows the summary of simulation results. The designed SB-CFC amplifier was targeted to the phase margin 60° at \( V_{DD} = 2.4V \) with the heavy load capacitor 20pF and was applied by the other supply voltages 1.8 and 3.3V respectively without the transistor resizing. At 2.4V the power dissipation is 3.6mW and the dc gain is 75.2dB. The unit gain frequency is 38GHz and the phase margin is 60°. The figures of performance show that proposed SB-CFC amplifier is superior to existing CFC amplifier and useful for low voltage and high speed applications.

### CONCLUSIONS

A novel self-biased complementary folded cascode amplifier is proposed. The key points of the proposed
amplifier are the self biasing scheme and low supply voltage operation. The proposed biasing circuit eliminates the 6 external bias voltages and related circuits. Thus the area and power overhead for biasing is eliminated. Further the operating point is less sensitive to process variations. The required minimum supply voltage is reduced to 1.8V by exploiting the wide-swing cascode current mirror. Our proposed SB-CFC amplifier can be used to compose the fully differential or gain boosting amplifiers with little architectural change. And it is a good choice as wide-band, fast settling and low voltage operational amplifier for today's deep submicron CMOS technology.

REFERENCES


Table 1. The summary of simulation results.

<table>
<thead>
<tr>
<th>Technology</th>
<th>0.6 μm CMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage(V)</td>
<td>1.8, 2.4, 3.3</td>
</tr>
<tr>
<td>Load cap(Ω)</td>
<td>20, 20, 20</td>
</tr>
<tr>
<td>Power Dissipation(W)</td>
<td>0.24, 3.6, 22.1</td>
</tr>
<tr>
<td>Unity gain Frequency(β V)</td>
<td>6.9, 38, 76</td>
</tr>
<tr>
<td>DC gain(β V)</td>
<td>80.8, 75.2, 61.3</td>
</tr>
<tr>
<td>Phase margin(°)</td>
<td>71, 60, 58</td>
</tr>
<tr>
<td>Slew rate (V/μs)</td>
<td>2.2, 1.7, 19, 100</td>
</tr>
<tr>
<td>Settling time (0.1%) (ns)</td>
<td>460, 104, 23.1</td>
</tr>
<tr>
<td>Output Swings (V)</td>
<td>0.2, -1.6, 0.3, 2.1, 0.4, 2.8</td>
</tr>
<tr>
<td>PSRR @0Hz (β V)</td>
<td>86.7, 42.3, 68.3, 58.7</td>
</tr>
<tr>
<td>PSRR @1MHz (β V)</td>
<td>-80.4, -66.2, -66.2, -58.7</td>
</tr>
</tbody>
</table>